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ABSTRACT
Gulpinar, Feyzullah MSECE, Purdue University, December 2014. A Non-Conventional
Multilevel Flying-Capacitor Converter Topology. Major Professor: Euzeli Cipriano
dos Santos.
This research proposes state-of-the-art multilevel converter topologies and their
modulation strategies, the implementation of a conventional ying-capacitor converter
topology up to four-level, and a new four-level ying-capacitor H-Bridge converter
conguration. The three phase version of this proposed four-level ying-capacitor
H-Bridge converter is given as well in this study. The highlighted advantages of the
proposed converter are as following: (1) the same blocking voltage for all switches
employed in the conguration, (2) no capacitor midpoint connection is needed, (3)
reduced number of passive elements as compared to the conventional solution, (4)
reduced total dc source value by comparison with the conventional topology.
The proposed four-level capacitor-clamped H-Bridge converter can be utilized as
a multilevel inverter application in an electried railway system, or in hybrid electric
vehicles.
In addition to the implementation of the proposed topology in this research, its
experimental setup has been designed to validate the simulation results of the given
converter topologies.
11. INTRODUCTION
1.1 Motivation
In many elds of industry, power electronics converters have found acceptance for
various operation modes of dierent applications: the rectier mode for the electri-
cal energy transformation systems, and the inverter mode for the drive systems of
electric machinery. For researchers in the area, to improve some particular issues of
each mode is crucial such as reduction in electrical energy losses due to switching
of semiconductor devices in rectier mode, and making the distortions lower for the
output waveform and for the input current draw of a converter in inverter mode.
The contribution to the power electronic converter topologies by developing a
new one can be considered as the idea behind this thesis study. A new topology was
designed in this research; also, a comparison between two converter topologies, the
proposed conguration in this research and the conventional solution existed already
in the literature, was made in terms of the following variables: the total values of DC
sources, blocking voltages and the amount of semiconductor switching devices, and
the number of passive circuit elements.
1.2 State-Of-The-Art and Literature Review
Power electronics have been a revolutionary area for electrical engineering because
this discipline has always had innovative solutions to electrical power systems tech-
nology in its own time. Although there are a lot of denitions of power electronics, a
conceptual description summarizes it: power electronics manages and alters the
2stream of electrical energy based on a structure which performs the variety of tasks
from the consumer devices. The Fig. 1.1 illustrates a block diagram of a power
electronics system.
The rst implementation of power electronics in practice was used to convert the
alternating current (AC) into direct current by the invention of mercury arc rectiers.
Despite the rst practical progress in the area, this rst generation of power switch and
converter had many diculties (e.g., low rate eciency); so the silicon-based switches
were emerged in the eld as a new approach to overcome those drawbacks. After the
embracement of the solid-state power electronics or silicon-controlled rectiers by the
researchers and engineers at the beginning of the 1960s, the semiconductor devices
have become the unique technology of the power electronics market. Since then,
with the excellent activity in circuit topology innovations, the semiconductor power
switches have been improved signicantly, such as with the invention of Gallium
Nitride (GaN) and Silicon Carbide (SiC) semiconductor technologies, by reaching
high levels in respect to eciency and compactness [1{7].
    
       Load
  Power
Processor
Power Input Power Output
M
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rem
en
ts
Reference
C
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Controller
Fig. 1.1. Block diagram of a power electronics system.
1.2.1 Power Electronics Converters
A control circuit for each switch and by connecting the switches to each other,
a power conversion system can be basically formed. Accordingly, a power electronic
3converter is utilized in a broad range of electrical systems [8]. Some popular applica-
tions which include power conversion are itemized below:
 Electric machinery drive systems.
 The electric power generation by using renewable resources.
 Industrial robotics applications.
 Smart grid technologies.
 Electric and hybrid electric vehicles.
Power electronics converter system guarantees making the demands of the user
loads tting optimally to the related grid circuits. Since there are a few forms in
electric energy conversion, it can be classied as the type of variables which is shown
in Figure 1.2 [9].
A simple power converter can be constituted by some basic circuit elements: a
voltage or current source, semiconductor switch, and load. By using the main prop-
erties and the characteristics of the power switches, the converter topology can be
designed in a range of complexity: from an elementary structure to dierent desired
congurations.
It should be noted that the term converter is appropriated to refer to a power
electronics circuit that could perform in two modes of operation: inverter and rectier
modes. As a result, the converter is employed to state general term of this type of
power electronics circuits, so all inverter mode congurations studied in this research
apply also to rectier mode [10].
1.2.2 Multilevel Converters
After the switching technology was released in the electrical engineering area, the
power electronics converters were needed primarily for the utility applications and the
4DC 1 AC 1
AC 2DC 2
Chopper
Inverter
Rectifier
f1 ≠ f2
frequency direct
converter
f1 = f2
AC Controller
Fig. 1.2. Power Converter classication.
driver technologies of the electromechanical energy conversion systems. For that rea-
son, to generate an AC voltage from a DC voltage, a conventional two-level inverter,
which is demonstrated in Figure 1.3, was proposed in the literature. As a solution to
the basic inverting demand, that conventional two-level converter is eective, how-
ever, it has some disadvantages such as harmonic distortions at the output waveform
of the converter, electromagnetic interference, and high dv
dt
stresses [11]. Among those
negative eects, especially harmonic distortion is a harmful characteristic for all power
converter applications due to its nature which causes electrical energy losses in the
switches and pulsation torques in the electromechanical conversion system [12]. To
reduce mentioned adverse issues of the conventional two-level converters and to im-
prove the eciency in power converter systems, the idea of multilevel converter arose
in the literature by the rst usage of it as a new term, which was proposed in [13].
A power semiconductor device allows its switching voltage level to reach up to a
specic value. Since some motor drivers and workaday appliances are required to con-
nect to the medium-voltage power networks, the ability of working with higher power
systems for a power converter has become necessary. Therefore, for decades, many
multilevel converter topologies have been improved in order to perform compatibly
those values of voltage levels. In addition to achieving higher power ratings, a mul-
tilevel converter empowers the renewable electric energy sources to be plugged into
the converter circuits as their main voltage sources. Basically, a multilevel inverter
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Fig. 1.3. A single phase leg of a conventional two-level converter and
its two-level waveform.
reaches the higher level of voltages at its output waveform by the commutation of the
power switches which aggregate those numerous voltage sources such as, batteries,
photovoltaic arrays, wind turbines, and fuel cells [12,14,15].
A multilevel converter's output waveform in a staircase shape is superior to the
conventional two-level converters. Beyond that, multilevel converters draw the input
current with remarkably low distortion and help electromagnetic compatibility of a
power system by generating the output waveform in lower dv
dt
rates. Additionally, the
stress in the bearings of a motor can be reduced because of the conguration of these
types of converters which generate low zero-sequence voltage [12,14,16].
In a converter, choosing the switching frequency of a power semiconductor device
is critical. Multilevel converters can operate in a broad range of switching frequencies
from the fundamental frequency to high switching frequencies. However, operating in
the low values of switching frequencies is preferable, because the converter eciency
is better due to lower switching and conduction losses.
Although many multilevel converter congurations have been proposed recently,
there are three popular structures among them: diode-clamped (neutral-clamped)
[13]; capacitor-clamped (ying capacitors) [17] and cascaded (series) multilevel con-
verter with isolated DC sources [18]. Many of the multilevel converter applications
concentrate on some areas of power electronic applications, (e.g., industrial medium-
6voltage motor drives [15], utility interface for renewable energy systems [19], the
converter which can be connected with an electrical distribution system in both se-
ries and parallel manner [20], and electrical vehicle/hybrid electrical vehicle motor
drives [21]).
Control circuits, also known as modulation strategies, for the switching technology
of semiconductor power electronics devices are essential for all types of converters.
Some popular modulation strategies used in multilevel converters are: sinusoidal pulse
width modulation (SPWM), selective harmonic elimination (SHE-PWM), and space
vector modulation (SVM) [22].
Diode-Clamped Multilevel Converter
The rst multilevel converter topology in the literature, introduced in 1981 by
Nabae et al. [13], basically specied a three-level diode-clamped converter topology,
also called neutral-point clamped. After that, the topology was modied to extend the
output waveform levels of diode-clamped converters up to six-level. Since then, they
have been utilized in some industrial implementations such as static var compensator,
variable-frequency motor drivers, and high-power electric systems [23{31].
A three-level diode-clamped multilevel inverter is represented in Fig. 1.4. It is
named diode-clamped, because the conduction of the diodes, D1 and D2, connes the
voltage across the power switches. Those diodes make this multilevel conguration
dierent from the conventional two-level inverter. The operation of the converter
topology is comprehensible from the Fig. 1.4. The task of the DC-link capacitors,
C1 and C2, is to split the voltage of total DC sources into three levels. The load
is connected to between point a and neutral point, n. By taking all possibilities of
switching states into consideration as shown in Table 1.1, it can be seen that the
output voltage consists of three DC voltage levels: Vdc/2, 0,  Vdc/2 [32].
Diode-clamped multilevel converters can be executed suitably at the medium AC
voltage values, because the blocking voltages of the power switches (e.g., insulated
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Fig. 1.4. A single phase leg of a three-level diode-clamped converter
topology and its three-level output voltage waveform.
gate bipolar transistors) are restricted by the voltage values of the capacitors regard-
less of the number of levels. However, the output voltage levels greater than ve of
this type of conguration are not viewed as practical in the intermediate DC voltage
values, because, the charging and discharging problems occur in diodes. These prob-
lems can be solved by attaching some additional serial diodes array to each diode,
but the management of the stress across those diodes should be achieved carefully.
Furthermore, the electrical energy losses in each of the power switches raise due to the
increase of the number of levels in the same proportion. Fortunately, the power rating
expands likewise, so the converter eciency remains approximately the same [33{35].
Flying-Capacitor Multilevel Converter
A single phase-leg of a three-level capacitor-clamped, or ying-capacitor, multi-
level converter is illustrated in Figure 1.5. This type of converter topology was rst
proposed in 1992. Utilization of the capacitors instead of diodes makes this converter
dierent from the diode-clamped conguration [17].
8Table 1.1.
The output voltages based on switching states.
State fq1 q2g van
1 f0 0g  Vdc=2
2 f0 1g 0
3 f1 0g 0
4 f1 1g Vdc=2
The ying-capacitor converter operates in a similar manner to the diode-clamped
topology; its output voltage values can be seen also in Table 1.1. In this kind of
converter topology, the ying capacitors are charged and discharged based on some
particular states of switches. In more detail, ying-capacitor CF is charged when q1
and q1' are turned on, and is discharged when q2 and q2' are turned on. The charge
of CF can be balanced by an appropriate choice of the 0-level switch combination.
In this type of topology, there is need for a number of DC-link capacitors as well to
clamp voltage [12].
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Fig. 1.5. A single phase leg of a three-level capacitor-clamped con-
verter topology and its three-level output voltage waveform.
9Having redundant switching states is a unique feature of the capacitor-clamped
converter topology. That feature is not only used in clamping-capacitor voltage bal-
ancing issues, but also it helps to divide energy losses, which is caused by switching
activities, among the semiconductor devices [36]. Making the ying-capacitors' volt-
ages balanced in the practical implementations is required, because those capacitors
are expected to distribute the input voltage and to clamp the voltage stress across
the power switches. To perform an appropriate balancing of the ying capacitor,
some methods such as natural balancing and some other balancing strategies based
on closed loop controllers, can be applied in the ying-capacitor converter applica-
tions. Due to the nature of this topology, the voltages across the clamping-capacitors
are dierent from each other. In the case of making the output voltage level higher
(e.g., ve or more level), the amount of ying-capacitors also needs to be increased
which causes the converter to become more expensive [37{39].
Cascaded Multilevel Converter
A cascaded (series) half-bridge multilevel converter structure is formed by the
combination of a few half-bridge converters and independent DC sources. It is aimed
to avoid the usage of clamping-diodes and ying-capacitors by doing so [18]. In
this type of conguration, the technique behind the generating of stepped voltage
waveform is disparate from the other two popular topologies.
Figure 1.6 shows a single-phase leg of a nine-level cascaded converter with isolated
DC sources. The multilevel output voltage of the converter is incorporated by the
summation of three-level voltages (+Vdc, 0, -Vdc), which are generated by each of the
half-bridge converters. As it can be seen from the Figure 1.6, the generated signal at
the output side of converter is a nine-level AC voltage, waving from -4Vdc to +4Vdc
by Vdc increment. Despite the absence of the lter in the circuit topology, the output
waveform is considerable satisfactory in terms of being sinusoidal [40, 41].
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Fig. 1.6. Cascaded multicell converter topology and its waveform.
Cascaded multilevel converters can be utilized in some applications of electrical
engineering such as an AC voltage generator in conditioning circuit of power line
systems [42]. Also, this sort of converter has been implemented in electric vehicle
industry as being responsible for charging the batteries which have the major task
for traction systems of these vehicles [28].
Novel Multilevel Converter Structures
Some other multilevel converter topologies have been introduced in the area as a
result of the combination, or modication of the basic three multilevel congurations.
Moreover, a specic combination of the fundamental topologies can be made to design
a particular utilization which demands converter circuits.
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Generalized Multilevel Converter Arrangement
This class of topology is structured by an arrangement in which the voltages
of semiconductor devices and capacitors become equal to each other. Actually, all
converter topologies including the elementary two-level type with the desired number
of levels can be acquired through the derivation of generalized multilevel converter
conguration. A ve level generalized multilevel inverter structure per phase leg is
shown in Figure 1.7. [43{47].
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Fig. 1.7. Generalized P2 multilevel converter structure.
Hybrid Multilevel Converters
In order to improve the operation of converters in high-voltage applications, some
hybrid architectures, which are named as mixed-level and asymmetric hybrid con-
verter topologies, have been presented in literature. An example of mixed-level con-
verter structure is demonstrated in Fig. 1.8. As distinct from the cascaded converter
conguration, each half-bridge unit of it is substituted for the neutral-point clamped
or ying-capacitor full-bridge converter units; also, less isolated DC sources are used to
keep the same level at the output waveform because the voltage level of each replaced
12
half-bridge unit is doubled. Although the units' voltage levels are identical with each
other in the mixed-level converter, an asymmetric hybrid multilevel topology can be
an alternative solution by having unequal voltage levels among the full-bridge con-
verter components. A challenging point for the implementation of these converters is
that the control circuits of the power switches are substantially complicated. Also,
in order to develop the eciency of multilevel converters by decreasing the switching
losses, some strategies were discovered to apply soft-switching circuits to the stated
multilevel converter topologies [12,47{57].
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Fig. 1.8. A mixed-level hybrid cell multilevel topology.
1.2.3 Modulation Strategies for Multilevel Converters
Since Pulse Width Modulation (PWM) techniques emerged in the area, they have
been become the primary control strategy for the switching devices of the converters.
In order to use these PWM methods for the control units of multilevel converters as
well, they can be modied particularly. Fig. 1.9 shows the classication of the mod-
ulation strategies based on their switching frequencies [58, 59]. Among all kinds of
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PWM approaches in literature, three of them have taken the most attention for indus-
trial applications of multilevel converters: multilevel space vector PWM (SVPWM),
selective harmonic elimination PWM (SHEPWM), and sinusoidal PWM subject to
triangular carrier signals [12,60].
Multilevel Converter
Modulation Strategies
High Switching
     Frequency
Fundamental Switching
           Frequency
Space
Vector
Control
Selective
Harmonic
Modulation
Space
Vector
PWM
Selective
Harmonic
Elimination
PWM
Sinusoidal
PWM
Fig. 1.9. Classication of PWM multilevel converter modulation methods.
Multilevel Space Vector PWM
SVPWM, also called as space vector modulation (SVM), was rst proposed for
neutral-point-clamped multilevel inverter in [61]. Since then, implementation of this
technique has been advanced for other types of multilevel converter topologies; also,
among other multilevel PWMs, its popularity has increased due to its exibility to
optimize switching waveforms and compatibility with digital signal processors (DSP)
[62{65]. However, its application for more than three-level converter congurations
is still challenging, because the higher number of levels at the output voltage of the
converter means more switching states which demands complex calculations for the
stated PWM method [12].
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Selective Harmonic Elimination PWM
SHEPWM was rst implemented for multilevel cascaded converters to minimize
the total harmonic distortions. In this type of modulation method, some of the
optimization approaches such as Newtons method and resultant method are utilized
to eliminate certain harmonics of the converters output waveform; Fourier transform
is helpful in the calculation of its odd harmonics [66{69]. Due to some distinct
advantages of this method over other PWM strategies, however, it has a diculty
obtaining the exact solution of the nonlinear equations in [67] to nd the switching
angles.
Multilevel Carrier-Based Sinusoidal PWM
In a conventional converter, three major carrier-based PWM techniques, which
also can be applied in multilevel converters, are utilized for converter's switching
controller: space vector PWM (SVM), third harmonic injection PWM (THPWM),
and sinusoidal PWM (SPWM) [47]. Because of its some distinct advantages over
the other types such as compatibility with DSPs, sinusoidal PWM is more preferable
among those. Its analog implementation consists of several carrier (triangular) and
some reference (sinusoidal) signals. In terms of the reduction of the converter's output
waveform harmonics, the phase-shifting or the level-shifting methods can be applied
in SPWM technique [70{73].
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1.3 Objectives
The primary goals of this thesis study is presented in this section as the following:
 Comprehension of power electronics converter topologies, especially multilevel
inverter topologies and their modulation strategies.
 Modeling of the conventional four-level ying capacitor topology and implemen-
tation of level-shifting modulation strategy to this conguration.
 Propose a new four-level ying-capacitor topology and modeling of this cong-
uration by considering its mathematical equations.
 Improvement of its own control strategy by using the carrier-based sinusoidal
PWM approach to meet its operation demands.
 Simulation of the proposed topology and conventional conguration to test val-
idation of theoretical expectations.
 Comparison between proposed and conventional topologies.
 Implementation of the proposed converter by assembling its components in ex-
perimental setup.
 Validation of the proposed converter via experimental results.
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1.4 Thesis Organization
This study is organized as following:
 Chapter 2 presents the three-level and four-level conventional ying-capacitor
multilevel converter topology to reveal the basic understanding of this congu-
ration type.
 Chapter 3 proposes a new topology to the ying-capacitor multilevel converter
area. In this chapter, its operation and modulation strategy are explained in
detail.
 Chapter 4 explains the components of the experimental setup for implementing
the proposed and conventional congurations. Also, the experimental results
are given in this chapter.
 Chapter 5 illustrates the conclusions and future works for this thesis.
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1.5 Conclusion
In this chapter, power electronics converters, multilevel topologies in detail, were
covered. The modulation strategies in literature which are used as the controller of
the power electronics switches were reviewed. It turned out that by using the main
properties and characteristics of the power switches, the new multilevel converter
topologies can be designed.
The motivation of the thesis study was expressed explicitly.
The literature of the multilevel converter topologies, and their modulation strate-
gies, were comprehended. The most popular and relatively novel congurations were
discussed.
The objective of this research was specied to provide an accurate description to
reach the aims of this thesis study.
The thesis organization was proposed to show the general framework of this study.
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2. CONVENTIONAL FOUR-LEVEL FLYING
CAPACITOR TOPOLOGY
2.1 Introduction
Multilevel converters have become more remarkable for many manufacturers whose
goal is to drive high-power medium-voltage systems. Also, they are often utilized to
transmit high-voltage direct current (HVDC) in order to advance the performance
of the system and lessen conversion losses by reducing dv
dt
and harmonics, which are
produced by converter [74]. In comparison with the diode-clamped and series H-
Bridge converters, the ying capacitor multilevel converter topology is relatively new
in the area. It has several explicit advantages over the diode clamped and series
H-Bridge topologies. For instance, there is no need for clamping diodes like in the
diode clamped converters and isolated voltage sources are not demanded like in se-
ries H-Bridge converters. By taking these advantages into consideration, the ying
capacitor multilevel converters are promising for industry and for many industrial
applications [75]. In Fig. 2.1(a) and (b) the conventional single-phase three-level and
four-level ying-capacitor converters are illustrated respectively.
The ying capacitor converter has a modular structure, but it has not been given
attention from industry as much as diode-clamped or cascade multilevel converters.
This is because the operation condition of capacitor-clamped converter's in which
there is a need for higher switching frequencies to make the capacitors balanced
properly. To balance the capacitors, there are mainly two methods: natural or a
control-based balancing [76].
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Fig. 2.1. Conventional single-phase ying-capacitor converter topolo-
gies (a) Three-level conguration. (b) Four-level conguration.
2.2 Converter Principle of Operation
Figure 2.1(a) shows one phase of the conventional three-phase four-level ying-
capacitor converter topology. Its four-level version is, also, illustrated in Fig. 2.1(b).
Conventional four-level capacitor-clamped converter structure is constituted by six
controlled power electronics switching devices, which are complementary, (q1, q1, q2,
q2, q3, q3), two ying capacitors, and DC source. Since each ying capacitor is charged
to a non-equivalent value of voltage, output voltages are generated in dierent values
with the change of switching states of semiconductor devices; however, there may
be some redundant states which generate the same output values. Flying capacitor
C1 is used to generate two-level waveform, C2 is for three-level signal of output, and
the leg, which is connected to two DC sources, is used to generate four-level output
voltage. Cross voltages of ying capacitors are as following:
VC1 = Vdc=3
VC2 = 2Vdc=3
(2.1)
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2.3 Model
Based on the states of the switches, equivalent circuits of each state can be drawn
to model the topology. Since switches are complementary, mainly three switches can
be utilized to dene the states. Each switching state and its corresponding voltage is
given in Table 2.1. As it can be seen from Table 2.1, in some sequential states, the
same output voltage is generated; such as state two and state three, so six switching
states totally dene the output voltage.
Table 2.1.
The switching states of the conventional four-level ying-capacitor
topology and their corresponding output voltages.
State fq1 q2 q3g fq1 q2 q3g vab
1 f0 0 0g f1 1 1g  Vdc=2
2 f0 0 1g f1 1 0g  Vdc=6
3 f0 1 0g f1 0 1g  Vdc=6
4 f0 1 1g f1 0 0g Vdc=6
5 f1 0 0g f0 1 1g  Vdc=6
6 f1 0 1g f0 1 0g Vdc=6
7 f1 1 0g f0 0 1g Vdc=6
8 f1 1 1g f0 0 0g Vdc=2
Referring to Fig. 2.1(b), the branch which is responsible for generating three-level
voltage, where C2 is connected, the ying capacitor is charged to 2Vdc=3, and the
other branch, which produces two-level waveform, C1 capacitor is charged to Vdc=3.
Each blocking voltage drop of the power switches Vdc=3 in turned-o states. In the
inverter mode of operation, the corresponding circuits of the topology are shown in
Fig. 2.2.
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In the rst state,q1 = q2 = q3 = 0, the load or output voltage vab or vo is given by,
vab + Vdc=2 = 0
vab =  Vdc=2
(2.2)
In the second state,
vab + Vdc=2  VC1 = 0
vab =  Vdc=6
(2.3)
The third state generates the same level output voltage with the second state,
vab + Vdc=2  VC2 + VC1 = 0
vab =  Vdc=6
(2.4)
in the fourth state, the output voltage turns negative value of the second or third
state. The equation is given by,
vab + Vdc=2  VC2 = 0
vab = Vdc=6
(2.5)
The state ve generates minus level voltage at the output,
vab   Vdc=2 + VC2 = 0
vab =  Vdc=6
(2.6)
in the sixth state, the output voltage level sign switches from positive to negative by
staying in the same magnitude,
vab   Vdc=2 + VC2   VC1 = 0
vab = Vdc=6
(2.7)
the state seven generates the same level magnitude and sign with the state six, so the
equation is given by,
vab   Vdc=2 + VC1 = 0
vab = Vdc=6
(2.8)
In the eight state,q1 = q2 = q3 = 1, and the equation is given by,
vab   Vdc=2 = 0
vab = Vdc=2
(2.9)
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Fig. 2.2. The corresponding circuits of the states (a) States one to
four. (b) States ve to eight.
23
Taking consideration of these equations, the output voltage can be given or modeled
mathematically by the following equation,
vo = (2q1 + 2q2 + 2q3   3)Vdc=6 (2.10)
2.4 Modulation Strategy
For the conventional four-level ying-capacitor converter topology, four-level carrier-
based sinusoidal PWM strategy has been used. In this approach, one sinusoidal
waveform, which is called as desired voltage (vsin) and one triangular carrier signal is
employed for the generation of each level, so three triangular carrier signals in total
(vt1, v

t2 and v

t3) are used. The same PWM approach is applied to the conventional
three-level ying-capacitor converter topology as well.
In Fig. 2.3(a), the analog implementation of the PWM strategy for this converter is
shown. Fig. 2.3(b) illustrates the PWM signals which consist of three carrier (triangu-
lar) waveforms and one sinusoidal waveform. The magnitude of the sinusoidal signal
uctuates between 1 and -1 and its frequency is selected as 60 Hz. The magnitude of
the triangular signals are 2/3 and the level-shift technique has been performed. The
frequency of the carrier signals has been chosen as 500Hz for the sake of illustration.
2.5 Flying Capacitor Control
In the real implementation of ying-capacitor topologies, the voltage control of
the ying capacitors is very complex. In order to simplify the analysis of these
converter topologies, the ying capacitors can be substituted by DC voltages. A three-
level conventional ying-capacitor topology, which is substituted by a DC voltage, is
shown in Fig. 2.4 above. However, in practical applications of this type of converter
topologies, the control of the ying capacitors is necessary to be performed.
When the level-shift PWM approach is applied to the conventional three-level
ying-capacitor topology, the results for the capacitor variables (vc and ic) are pre-
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Fig. 2.3. Modulation strategy (a) PWM analog implementation strat-
egy. (b) Waveforms of carrier and sinusoidal signals.
sented in Fig. 2.5. In this scenario, a value of 400V DC source was used for Vdc. The
variations for the ying-capacitor voltage, which cause the low-frequency distortion
at the output waveform, can be seen in the Fig. 2.5. Ideally, the expected voltage for
vc is a constant value which is equal to the half of the total value of DC sources. Ba-
sically, the control of ying-capacitor voltage aims to perform keeping vc as constant
as possible.
The polarity of the capacitor current in Fig. 2.5 has changed with the sinusoidal
frequency increasing the ripple for vc. The ying capacitor is only discharged during
the positive half cycles of the reference (sinusoidal) voltage, because ic is either zero
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Fig. 2.5. Control and power waveforms for the half-bridge circuit with
level-shift PWM.
or negative. On the other hand, ic is either zero or positive, charging occurs for the
ying capacitor during the negative half cycles of the sinusoidal voltage.
To reduce the ripple of the ying-capacitor voltage, another PWM strategy, phase-
shift technique, can be used. In this method, phase shift of the carrier (triangular)
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signals leads to the ying capacitor charging and discharging at the switching fre-
quency. This will play an important role to keep vc with reduced ripple.
As a result, there are some PWM approaches which are able to reduce the vari-
ations on the ying capacitor voltages. Making ripples less means reducing the
distortions of the output voltages as well. Since the voltage control of the ying ca-
pacitor is not one of the objectives of this research, only basic information about it
is presented in this study.
2.6 Simulation Results
Conventional three- and four-level ying capacitor converter topology has been
performed in the platform of PSIM Simulation Software. The modulation strategy
of the converter can be executed in PSIM by using its elements for analog imple-
mentation or its DLL blocks feature which link to C programming language codes.
Both implementations were done in this research to make certain of the correctness
of the results. The simulation results for Fig. 2.1(a) and (b) were attained for the
parameters given below:
Vdc = 50V ;
Vdc
2
= 25V fs = 20kHz
C1 = C2 = 2200F R = 10
 L = 7mH
The results of the conventional single-phase three-level ying-capacitor converter
topology with the level-shift PWM approach are shown in Fig. 2.6, Fig. 2.7 and
Fig. 2.8. Fig. 2.6(a) depicts the load voltage, which is three-level as expected. In
Fig. 2.6 (b) the load current is illustrated. To make some comparison in the next
sections of this study, the simulated outcomes of the ying capacitor's voltage and
current are given in Fig. 2.7(a) and (b). Also, to present a visual example for the
blocking voltages of the switches, two of them, q1's and q2's, are shown in Fig. 2.8(a)
and (b).
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For the conventional single-phase four-level ying-capacitor converter topology,
the simulation results are obtained as well. Since there are two ying capacitors
in this conguration, their voltage control issue has appeared as a problem when
the level-shift modulation strategy, which is given in Fig. 2.3, is used as the PWM
implementation. By reason of the fact that analyzing the voltage control of the ying
capacitors is not among the goals of this study, so these capacitors were substituted
by DC voltage sources which are respectively: Vdc=3 and 2Vdc=3 value of DC sources
for C1 and C2. Fig. 2.9(a) shows the load voltage and Fig. 2.9(b) represents the load
current outcome for the four-level version of this topology.
(a)
(b)
Fig. 2.6. Simulation results for the conventional three-level congu-
ration: (a) Load Voltage. (b) Load Current.
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(a)
(b)
Fig. 2.7. Simulation results for the conventional three-level congu-
ration: (a) Flying Capacitor Voltage. (b) Flying Capacitor Current.
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(a)
(b)
Fig. 2.8. Simulation results for the conventional three-level congu-
ration: Blocking Voltages of Switches (a) Switch q1. (b) Switch q2.
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(a)
(b)
Fig. 2.9. Simulation results for the conventional four-level congura-
tion: (a) Load Voltage. (b) Load Current.
2.7 Conclusion
In this chapter, the conventional three- and four-level half-bridge ying-capacitor
topologies and a PWM approach, level shift method, for these congurations were
presented. The voltage control issue of the ying capacitors were discussed briey as
well.
The background of the ying-capacitor topology as well as some superiorities over
other two popular multilevel topologies, diode-clamped and cascaded, were explained.
The principle operation for the conventional four-level ying-capacitor converter
topology was expressed.
The model of the four-level version of this kind of multilevel converters were ob-
tained via the mathematical calculations from the equivalent circuits of the topology,
based on switching states.
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The modulation strategy was determined as level-shift PWM method and its
analog implementation was visually illustrated by Figures.
The control of the ying-capacitor voltages was discussed briey. The dierent
PWM approaches how reducing the ying-capacitor voltage ripple as a natural bal-
ancing method was shown.
The simulated results for both level topology were displayed by the given param-
eters for the circuits.
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3. FOUR-LEVEL HALF-BRIDGE CONVERTER
TOPOLOGY
As stated in the previous sections, the most utilized multilevel congurations aspect
of the industry interest are diode clamped (or NPC), cascade and ying capacitor
multilevel inverters. These three main multilevel converter congurations are consid-
ered as the conventional ones and the other type multilevel topologies, introduced in
the literature, are considered as non-conventional ones throughout this research.
3.1 Introduction
Beside the high and medium power systems, DC-AC multi-level converters for
single-phase applications has been explored in the technical literature due to its im-
portance in low power applications (e.g., reduced THD) as well. [77{82]. In [83] a
single-phase multilevel converter for application in electried railway was proposed,
while in [84] a family of single-phase multi-level inverters without clamping diodes and
ying capacitors was proposed. The single-phase converter in [85] uses two asymmet-
rical 4-level converters to generate the proposed hybrid cascade converter. Four-level
inverters conceived for single-phase applications were explored in [86{90]. In [91], a
novel ve-level ying-capacitor half-bridge converter topology is presented.
The proposed H-bridge topology is depicted in Fig. 3.1. Such a conguration can
operate either with three dc sources, which can be obtained through a set of PV
arrays as in [92], or from a unique dc source with additional circuitry, as in [86]. The
proposed converter can be considered as an intermediate conguration between the
3-level 4-switch H-bridge topology, as observed in Fig. 3.2(a) and the 5-level 8-switch
H-bridge topology, as observed in Fig. 3.2(b). Then, following this nomenclature, the
proposed converter is a ying-capacitor 4-level 6-switch H-Bridge topology.
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ying capacitor four-level H-Bridge converter.
3.2 Proposed Converter Operation
The proposed H-bridge converter is constituted by six controlled switches (q1a,
q1a, q2a, q2a, qb, qb), a ying capacitor, and three dc sources. The switches q1a, q1a, q2a
and q2a are used in the ying-capacitor three-level leg, while the switches qb and qb are
used to compose the two-level leg, the switches q1a, q1b, qb are complementary to the
switches q1a, q1b, qb, respectively. To guarantee that all power switches will operate
under the same blocking voltage and to guarantee a symmetrical output voltage, it
is necessary to make V1 = V3 = Vdc and V2 = 2Vdc.
(a) (b)
Fig. 3.2. Conventional conguration and its output voltage waveform.
(a) 3-level 4-switch H-bridge topology. (b) 5-level 8-switch H-bridge
topology.
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Considering all possibilities of switching states available, which are totally six, the
output voltage is determined by Table 3.1. In two possible states, current does not
nd any way to go through the circuit, so those two states were not shown in Table
3.1. From this table there are four voltage levels for vo. Considering either dc sources
with dierent values or new connections by using the same number of switches, it is
possible to increase the number of levels at the output side of the proposed H-bridge
converter.
Table 3.1.
Output voltage considering all switching states available.
State fq1a q2a qbg vo
1 f0 0 0g  Vdc
2 f0 0 1g  3Vdc
3 f0 1 0g  Vdc
4 f0 1 1g Vdc
5 f1 1 0g 3Vdc
6 f1 1 1g Vdc
As observed in Fig. 3.1, the single-phase load is connected between the points a
and b of the converter, which leads to an output voltage given by:
vo = (2q1a + 2q2a   2qb   1)Vdc (3.1)
3.3 Modulation Strategy
The modulation strategy for the proposed converter can be done assuming a com-
bination of the two-level and three-level PWM approaches, which means that, one
triangular carrier signal (vt2) will be employed for the two-level leg, and two triangular
carrier signals (vt1 and v

t3) will be used for a three-level leg. Since each leg is capable
to synthesize dierent values of voltages, i.e., 2Vdc for the two-level leg and 4Vdc for
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the three-level leg, the sinusoidal waveforms employed to dene PWM signals should
follow the same ratio. Indeed, there are two requirements: the reference voltage for
the three-level leg is twice bigger than the two-level leg and their dierence must be
the desired voltage (vsin). Taking these specications in consideration leads to the
denition of the reference sine voltages for PWM as following:
va =
2
3
vsin (3.2)
vb =  
1
3
vsin (3.3)
Fig. 3.3(a) shows the analog implementation of the PWM approach for the pro-
posed converter. Notice that the level-shift technique has been applied for the ying
capacitor three-level leg. Fig. 3.3(b) shows the PWM signals with three triangular
waveforms (vt1 and v

t3 employed for the the three-level leg and v

t2 used for the two-
level leg) and two sinusoidal waveforms, as in equations (2) and (3). For the sake of
illustration the frequency for vt1, v

t2 and v

t3 is 500Hz.
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Fig. 3.3. (a) PWM analog implementation. (b) PWM waveforms.
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3.4 Topological States
Each state, which is given by Table 3.1, has two topological circuits for both
positive and negative currents, as illustrated in Figs. 3.4, 3.5, and 3.6.
Fig. 3.4(a) shows the generation of the level  Vdc for positive and negative current
respectively. It is noticable that the current ows through two diodes and a power
switch in Fig. 3.4(a). On the other hand, for the negative load current, the current
goes through two switches and one diode. From the related gures of topological
states, it is understandable that how the ying capacitor is charged and discharged.
The only scenario in which the charging and discharging of ying capacitor occurs is
presented in the Fig. 3.5, states 3 and 4.
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Fig. 3.4. Topological states in positive and negative currents of states 1 and 2.
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Fig. 3.5. Topological states in positive and negative currents of states 3 and 4.
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Fig. 3.6. Topological states in positive and negative currents of states 5 and 6.
3.5 Three-Phase Flying Capacitor Four-Level Converter
Fig. 3.7 shows the three-phase version of the proposed ying capacitor four-level
converter by using a open-end motor drive system. As seen in Fig. 3.7, the three-
phase machine is connected between the a, a+, b, b+, c and c+ of the converter.
Output voltages are given by:
va = (2q1a + 2q2a   2qa   1)Vdc (3.4)
vb = (2q1b + 2q2b   2qb   1)Vdc (3.5)
vc = (2q1c + 2q2c   2qc   1)Vdc (3.6)
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Fig. 3.7. Three-phase version of the proposed converter with open-end
winding three-phase motor.
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The modulation strategy for the three-phase version is the similar to single-phase
one. The three triangular carrier signals will be used as the same, but the reference
voltages will be employed with phase angles. To show reference voltages of each
phases, the following equations are given:
vsin1 = V
sin(wt) (3.7)
vsin2 = V
sin(wt  2
3
) (3.8)
vsin3 = V
sin(wt  4
3
) (3.9)
The reference voltages lead to:
va+ =
2
3
vsin1 (3.10)
va =  
1
3
vsin1 (3.11)
vb+ =
2
3
vsin2 (3.12)
vb =  
1
3
vsin2 (3.13)
vc+ =
2
3
vsin3 (3.14)
vc =  
1
3
vsin3 (3.15)
3.6 Comparison with Conventional Topology
The comparison between the proposed and the conventional topology in Fig. 2.1(b)
is in terms of their blocking voltages, the number of semiconductor devices and passive
elements. In Table II and Table III, the blocking voltages of the conventional topology
and proposed one are shown. The blocking voltages of the switches are the same in
both topology. To acquire the output voltages with the same value, totally the value
of 1:33Vdc dc source is used in proposed topology, while, the value of 2Vdc dc source
requires in the conventional topology. Also, in conventional one there are two ying
capacitors for four-level output waveform, however, in the proposed one, the same
level is generated with one ying capacitor. The number of switches stay the same.
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State fq1 q2 q3g Vq1 Vq2 Vq3 vo
1 f0 0 0g 0:67Vdc 0:67Vdc 0:67Vdc  Vdc
2 f0 0 1g 0:67Vdc 0:67Vdc 0  0:33Vdc
3 f0 1 0g 0:67Vdc 0 0:67Vdc  0:33Vdc
4 f0 1 1g 0:67Vdc 0 0 0:33Vdc
5 f1 1 0g 0 0 0:67Vdc 0:33Vdc
6 f1 1 1g 0 0 0 Vdc
Table 3.2.
Conventional single-phase 4-level conguration.
State fq1a q2a qbg Vq1a Vq2a Vqb vo
1 f0 0 0g 0:67Vdc 0:67Vdc 0:67Vdc  0:33Vdc
2 f0 0 1g 0:67Vdc 0:67Vdc 0  Vdc
3 f0 1 0g 0:67Vdc 0 0:67Vdc 0:33Vdc
4 f0 1 1g 0:67Vdc 0 0  0:33Vdc
5 f1 1 0g 0 0 0:67Vdc Vdc
6 f1 1 1g 0 0 0 0:33Vdc
Table 3.3.
Proposed H-bridge converter blocking voltages.
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3.7 Simulation Results
The proposed single-phase and three-phase converters were implemented by sim-
ulation with a switching frequency equal to 10kHz. The ying capacitor value was
C = 2200F and Vdc = 50V . The single-phase RL load was given respectively by
5
 and 5mH. Figs. 3.8(a) and 3.8(b) show respectively load voltage and current.
The design of the ying capacitor is an important aspect of the proposed converter,
mainly to avoid the ripple associated with the levels Vdc and  Vdc. Fig. 3.9 presents
the eect of the capacitor value through the voltage ripple. The result of Fig. 3.9(a)
is for C = 2200F , while in Fig. 3.9(b) is for C = 4400F . The simulation results
for the three-phase version of the proposed converter is presented in Fig. 3.10 and
3.11.
(a)
(b)
Fig. 3.8. Simulation results: (a) load voltage and (b) load current.
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(a)
(b)
Fig. 3.9. Simulation results for the ying capacitor voltage with: (a)
C = 2200F and (b) C = 4400F .
42
(a)
(b)
(c)
Fig. 3.10. Simulation results for three-phase proposed converter: (a)
voltage of the phase 1, (b) voltage of the phase 2, (c) voltage of the
phase 3.
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Fig. 3.11. Three-phase currents for the three-phase version of the
proposed topology.
3.8 Conclusion
A new multilevel ying-capacitor topology and its PWM strategy were proposed in
this chapter. This novel topology was named as ying-capacitor four-level half-bridge
converter.
An introduction section was given to explain the need of the proposed converter
topology in terms of industrial application. Also, the suitable dc sources for this
proposed converter topology was searched.
The proposed converter operation was explained by giving its available switching
states and corresponding generated output voltage levels table. An output voltage
equation was derived based on this table.
Its modulation strategy in which a two-level and three-level PWM were combined
was introduced. The level-shift technique was applied for the ying capacitor three-
level leg.
To show visually how the positive and negative currents circulate and how charg-
ing and discharging of ying-capacitor occurs depends on the switching states, the
topological states were depicted.
The three-phase version of the proposed converter topology was shown, and, the
equations for its output voltages and PWM strategy were expressed as well.
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A comparison between the single-phase version of the proposed and conventional
single-phase four-level ying-capacitor topologies was made. Its results in terms of
the blocking voltages were tabled.
The load voltages, load currents, and the ying capacitor voltages for the two
dierent values of the ying-capacitor for both single-phase and three-phase version of
the proposed topology were obtained from the analog implementation of the proposed
converter and the simulation results were illustrated.
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4. PROOF-OF-CONCEPT EXPERIMENTAL SETUP
In this chapter, the experimental setup is presented in two subsections: hardware and
software descriptions. Also, experimental outcomes have been obtained by using that
software or components such as DSP, IGBTs, the drivers of these switches, heat-sinks
etc.
4.1 DSP
During the process for obtaining the experimental results, eZdsp F28335 board
with Code Composer Studio DSK tools and power supply, which is from Spectrum
DIGITAL Incorporated as shown in Fig. 4.1, is used in order to make implementation
of PWM signals. In the case of the needs for Analog to Digital Converter (ADC) to
acquire the signals from the circuits' output, this device can be useful as well.
In this board, TMS320F28335 Digital Signal Controller (DSC) from Texas Instru-
ments (TI) is embedded. Fig. 4.2 depicts the basic conguration of the eZdsp F28335.
It consists of four main blocks of logic: Analog Interface Connector, Input/Output
Interface Connector, On-board Memory, JTAG Interface, and Embedded USB JTAG
Controller Interface. The board uses USB port to connect to the computer and its
supply voltage is 5 Volts which is converted from the grid via its own power supply
converter. The DSP set is programmed by a software, named as Code Composer Stu-
dio DSK Tools which incorporates "C" compiler, assembler, linker, and debugger. For
this research, the PWM signals are demanded in order to make ON or OFF states for
IGBTs or MOESFET modules, so this DSP device is used to obtain required PWMs.
eZdsp board has totally six ePWM module and each ePWM has two output signals
for PWM: EPWMxA and EPWMxB. These two PWM outputs can be used in either
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Fig. 4.1. eZdspTM F28335 board.
two independent output (with single-edge or dual-edge symmetric operations) or one
independent output (with dual-edge asymmetric operation) congurations.
After explaining the basic specications of this DSP board, it is required to state
how to program and compile it. The DSP platform has its own CD to install Code
Composer Studio DSK v3.3 software which is from TI. After installing this CD to a
computer, the following steps should be proceeded carefully to make the DSP board
worked properly:
 The power supply converter of the board, which comes with this device, has to
be connected to grid voltage and its 5V output cable should be inserted to the
board's designated connector, which is shown by P6 on board.
 The device must be connected to computer's USB port via board's J201 con-
nector.
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Fig. 4.2. Block diagram of eZdspTM F28335 board.
 In computer, by clicking to the icon "Setup CCStudio V3.3", eZdsp can be
added to Code Composer, which is the specic software of this device.
Doing these steps is only beginning point of working with DSP. As mentioned
before, many application of PWMs or designs which requires Analog to Digital Con-
verter (ADC) can be implemented by employing this device. There are a lot of details
in the steps of generating PWM output signals, but only some fundamental ones are
presented here:
 DSP board has one TMS320F28335 DSC and this DSC includes six ePWM
Modules, submodules and signal connections for an ePWMModule is illustrated
in Fig. 4.3.
 For each ePWMmodule there are two output signals, EPWMxA and EPWMxB,
which are made available external to the device through the GPIO peripheral
and these outputs can be obtained for the users via P8, I/O connectors on the
board.
 By conguring the time-base and counter-compare submodules' parameters, the
desired codes for this research can be explained below:
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Fig. 4.3. Submodules and connections of signals for an ePWM Module.
{ The ePWM timer period for controlling how often events occur is dened
by adding the following codes to "DSP2833x EPwm.c" le:
 #dene EPWM1 TIMER TBPRD 7500
 Epwm1Regs.TBPRD = EPWM1 TIMER TBPRD;
{ The time-base counter has three modes of operation, which is chosen by the
control register of TBCTL, to count up, down, or up-and-down, illustrated
in Fig. 4.4. The parameter is set to up-down count mode in this research.
 Epwm1Regs.TBCTL.bit.CTRMODE = TB COUNT UPDOWN;
{ If synchronization is a requirement between ePWM modules, such as inte-
ger multiple frequencies of ePWM module 1, it can be managed by cong-
uring one of them as master and others as slaves. In this research, there
is no need for the multiple frequencies between the ePWM modules, so
the synchronization of them are coded as disabled and are congured as
master module, shown below:
 Epwm1Regs.TBCTL.bit.SYNCOSEL = TB SYNC DISABLE;
 Epwm1Regs.TBCTL.bit.PHSEN = TB DISABLE;
{ If a phase relationship is demanded with other ePWM modules, in this
study it is set to zero, it can be performed by conguring following related
parameter:
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Fig. 4.4. An example of up-count, down-count or up and down count
for time-base frequency and period.
 Epwm1Regs.TBPHS.half.TBPHS = 0x0000;
{ By conguring related parameters, the complementary signals can be gen-
erated as well. As it mentioned before, each ePWM module has two out-
puts: A and B. Output A or B can be set complementary by changing the
parameters like in the following:
 EPwm1Regs.AQCTLA.bit.CAU = AQ SET;
 EPwm1Regs.AQCTLA.bit.CAD = AQ CLEAR;
Above, if the rst parameter is made as "AQ CLEAR" and the second
is made "AQ SET", the complementary signal of the original one can be
obtained.
{ In analog implementations of obtaining a PWM waveform, mainly two sig-
nals are needed: triangular (carrier) and reference (sinusoidal). Congur-
ing parameters of these submodules of DSP, the triangular (carrier) signal
can be generated, by selecting operation modes, up, down or up-down.
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The codes to generate the sinusoidal signals are written in "C" program-
ming language and added to "Example 2833xEPwmUpDownAQ.c" le.
The only remaining step to create desired PWM waveform is comparing
reference and carrier signals. The following conguration parameters pro-
ceed that duty, respectively, for A and B outputs: and these outputs can
be acquired from designated pins via GPIOs on P8 connector embedded
to the board as default.
 EPwm1Regs.CMPA.half.CMPA= specied reference(sine) signal*7500;
 EPwm1Regs.CMPB = specied reference(sine) signal*7500;
The number 7500 in the parameters, above, represents the carrier (tri-
angular) signal's amplitude, which means it changes between 0 and 7500
TBCLK counts, and it can be dened by changing the value in correspond-
ing parameters, which is given in one of the items above.
4.2 Power Semiconductor Switch and Heat-Sink
Basically, switching is needed when it comes to operation of any converter. In in-
dustrial applications, insulated gate bipolar transistors (IGBTs) are considirable used
in circuits which requires high voltage and current at particular switching frequency.
In this research, BSM 75 GB 60 DLC IGBT modules, from the company of Inneon,
are implemented as switches to attain experimental results for the converters. The
module is depicted in Fig. 4.5 and some of its technical specications are given below:
 The collector-emitter voltage (VCE) is up to 600 V.
 DC collector current (IC) at TC = 75 C is up to 75 A and at TC = 25 C is up
to 100 A.
 The gate-emitter voltage (VGE) is between -20 and +20 V.
 The delay times for inductive loads: Turn-on (td;on) is 63 ns and turn-o (td;off )
is 155ns at 25 C.
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Fig. 4.5. Inneon BSM 75 GB 60 DLC IGBT Module.
The IGBT Module has two switches as illustrated in its circuit diagram, Fig. 4.6.
The signals for the gate-emitter and collector is obtained via the base board in which
the driver of this IGBT is embedded by the user. More information about this part
is in the next section.
Fig. 4.6. Circuit diagram of BSM 75 GB 60 DLC IGBT Module.
As a nature of the systems through which current goes, the problem of increase
of the temperature appears. Since the IGBT modules deal with high current rates in
this study, up to 75A, they are mounted to an extruded aluminium heat sink which
is 36cmx14cmx4cm as shown in Fig. 4.7. There is still some air gap, which acts as a
thermal insulator, between IGBT modules and heat sink, even if IGBTS are mounted
rmly to the surface of heatsink. To eliminate this air from the interface area and to
give a mechanical strength to the bond between the heat sink and IGBT modules, a
thermal compound is utilized in the attaching of heat sink and IGBTs.
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Fig. 4.7. Aluminium Heat-Sink.
4.3 Driver of the IGBT and Driver's Base Board
Since there are many more alternative ways to drive IGBT, beacuse of its distinc-
tive features, 2SC0108T2Ax-17 dual channel core driver, shown in Fig 4.8, and its
base board 2BB0108T are used in this study. Some of the functions of driver and its
integrated base board is presented in this section.
(a) (b)
Fig. 4.8. Driver of the IGBT and its base board. (a) driver core. (b)
integrated base board.
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The 2SC0108T2Ax-17 is a low-cost complete two channel driver, the block dia-
gram of it is depicted in Fig. 4.9. Also, this driver can be used in many dierent
applications, such as, solar and wind power converters, auxiliary converters for trac-
tion, and parallel-connected IGBT implementations. It is designed for applications
which requires high reliability and to drive IGBT modules up to 600A=1200V or
450A=1700V DC collector currents and blocking voltages. The 2SC0108T2Ax-17 is
a driver which has not only two channel, but also isolated DC/DC converter and
short-circuit protection as well as monitoring of supply voltage, which is DC 15V .
Two output channels of this core are electrically isolated from the each other. It is
versatile in small and medium power applications as an ideal driver platform due to
the available 1W drive power and an output current of 8A on each of its channels.
This driver has interface for input voltage between 3:3V and 15V logic level and,
also, it generates gate-emitter voltage which swings from +15V to  8V for semicon-
ductor devices. In Fig. 4.10, the connectors of the interface circuitry of the primary
side, which is connected to DSP, and the secondary side, which is connected to IGBT
modules, are illustrated.
The primary side interface of the core driver 2SC0108T is embedded with an 8-
pin interface connector which has terminals for power-supply, signal inputs, status
outputs for fault returns, mode selection input: half-bridge mode or direct mode, and
an input to set the blocking time. By connecting a resistor to GND, the operating
mode can be selected as:
 If direct mode is selected, each of channels is independent and channel 1 is
directly driven by INA while channel 2 is driven by INB.
 If half-bridge mode is selected, INA behaves as the drive signal input while INB
acts as the enable input. In this mode, complementary signals can be generated
as shown in Fig 4.11. If INB is connected to 15V, when channel 1 is turned
ON, channel 2 is turned OFF after a dead time and vice versa. This dead time
can be determined by assembling gate resistors to basic board 2BB0108T.
54
Fig. 4.9. Block diagram of the driver 2SC0108T.
INA and INB are pins for drive inputs, like PWM signals from DSP or controller.
These two inputs safely recognize signals which are whole logic-level between 3.3V
and 15V. SO1 and SO2 are pins for determining if there is any fault in the circuit.
In the condition of no fault, these two outputs have high impedance and goes to a
voltage of about 4V. When a fault condition is detected, the related status output
goes to GND level. Primary side supply undervoltage, secondary side supply under-
voltage, IGBT short-circuit or overcurrent can be counted as fault conditions. The
terminal TB is employed for setting the blocking time which is calculated by a spe-
cic equation, details are given in driver's application manual. On the each secondary
side of driver 2SC0108T, there is a 5-pin interface connector. The emitter, collector
and gate terminals, which are fundamental needs for making IGBTs worked, can be
obtained from these corresponding pins.
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(a)
(b)
Fig. 4.10. User interface of the driver 2SC0108T. (a) primary side.
(b) secondary side.
The base board 2BB0108T consists of three electrical interfaces, which is shown
in Fig 4.13. The driver 2SC0108T is assembled to this basic board. On the base
board, X1 and X2 are output connectors which are connected to the gate, collector
and emitter of the IGBT module in the designated order. X3 is input terminal which
is attached to DSP and 15V power supply,shown in Fig. 4.12, via a male 20-pin at
connector. Th ground pins of DSP, core driver, base board and power supply should
be connected to the same GND point. Since there are many connections between
these devices, to use less wire and to make that ground connections common, the
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Fig. 4.11. Complementary signal in half-bridge mode.
printed circuit board is used which is depicted in Fig. 4.14 to connect all related
device's pins each other.
Fig. 4.12. 15V power supply.
4.4 Voltage Sources, Electrolytic Capacitors and Load Components
In the experimental setup of the proposed converters, the power source type, DC
or AC, for the IGBT modules depend on the applications. In this research, the DC
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Fig. 4.13. Basic schematic of the 2BB0108T base board.
Fig. 4.14. Integrated printed circuit board.
sources are needed, so the source in DC mode and the battery are used, which are
given in Fig. 4.15 (a) and (b) respectively. The main power supply has two channels,
each of them has adjustable AC or DC voltage mode up to 135V. An 12V 18Ah
battery is used as secondary DC source.
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(a) (b)
Fig. 4.15. DC sources: (a) main power source. (b) 12.5V battery.
The voltage source is a raw rectied DC supply, so it needs to be smoothed
by the electrolytic capacitors. Also, these capactiors help to prevent the switching
network from oscillating at an inappropriate moment. To do these duties, and, to use
as ying capacitors as well, EPCOS 2200F aluminum electrolytic capacitor, which
is illustrated in Fig. 4.16(a), is employed in this study. Also, Fig. 4.16(b) shows
lm capacitor, utilized, which are connected parallel to voltage source's positive and
negative outputs to reduce the eect of high variation of the voltage (dv
dt
) in the
implementations of the converters.
As inductance, one phase of the three-phase motor is employed, and, each has a
value of 10
 power resistor is assembled to the proposed circuits. These elements are
shown in Fig.4.17 (a) and (b).
4.5 Experimental Results
The experimental outcomes are introduced in this section for conventional three-
level ying capacitor topology and proposed ying capacitor four-level H-Bridge con-
guration as well. Although the simulations of proposed converter are presented for
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(a) (b)
Fig. 4.16. Spectrum of capacitors: (a) electrolytic capacitor. (b) lm capacitor.
(a) (b)
Fig. 4.17. Passive elements of circuits: (a) inductance motor. (b) resistor.
both single and three phases, only single phases of them are acquired by the results of
experimental setup in this study. The setup for experiments is shown in Fig. 4.18. To
obtain the results, some steps were followed during the process of obtaining results,
which are given below:
 Taken safety measures before starting to each experiment.
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 Checked the wires and connections of the IGBTs and all other equipments.
 Plugged the DSP device in and connected its output connector to the PCB via
a 20-pin at cable.
 Turned the value of 15V power supply on.
 Turned on DC source.
 Connected the oscilloscope probes to the outputs desired to measure.
 Run the codes from the Code-Composer platform via the computer.
4.5.1 Conventional Three-Level Converter
The conventional three-level conguration, illustrated in Fig. 2.1(a), is realized by
the experimental setup. The parameters for it as the following:
Load: R = 20
, L = 5mH, C1 = 2200
Each DC source was set 25V and six DC link capacitors were used for each output
terminal of the DC source.
PWM signals of the complementary switches were obtained by the capability of
2BB0108T base board which can produce complementary one of a signal via the
half-bridge mode. PWM signals for the switches q1 and q2 are depicted in Fig. 4.19.
The load voltage output and current waveform of the conventional three-level ying-
capacitor half-bridge converter are shown in Fig. 4.20(a). Flying capacitor voltage
and current signals are depicted in Fig. 4.20(b).
4.5.2 Proposed Converter
The experiment of the proposed ying-capacitor four-level H-Bridge converter is
performed for the parameters given below.
Load: R = 20
, L = 5mH, C = 4400
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For V2 a DC source which was the value of 25V , for V1 and V3, two 12:5V batteries
were utilized in this converter topology's experimental setup. In Fig. 4.21, the DSP
signals for the switches qb, q1a and q2a are illustrated. Fig. 4.22(a) shows the voltage
and current of the output, and Fig. 4.22(b) depicts these quantities for ying ca-
pacitor. Fig. 4.23 depicts the blocking voltages of the three complementary switches.
Also, to demonstrate the ripple dierences, the ying-capacitor voltages are indicated
in Fig. 4.24 for the two dierent values of the capacitors in lower level volt/div, which
is a function of the oscilloscope.
Fig. 4.18. The proof of experimental setup.
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Fig. 4.19. PWM signals of the two switches for the conventional three-
level ying-capacitor topology.
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(a)
(b)
Fig. 4.20. Voltages and currents of the load and ying-capacitor in
the conventional three-level ying-capacitor conguration: (a) load
voltage and current. (b) ying-capacitor voltage and current.
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Fig. 4.21. PWM signal of three switches for proposed converter.
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(a)
(b)
Fig. 4.22. Voltages and currents of the load and ying-capacitor in
the proposed converter topology: (a) load voltage and current. (b)
ying-capacitor voltage and current.
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(a)
(b)
Fig. 4.23. Blocking voltages of the switches for proposed converter:
(a) qb and q2a. (b) qb and q1a.
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(a)
(b)
Fig. 4.24. Voltage ripples for ying capacitors: (a) C = 2200F. (b) C = 4400F.
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4.6 Conclusion
In this chapter, the hardware, software, the switches, and load components which
were used in this research were presented.
For the controller of the switches, a digital signal processor (DSP) was used as the
main device to generate PWM signals. The heart of the experiment was generating
the desired gate signals, so the background information about the DSP device and
its software were explained in detail.
The power semiconductor switches were chosen as insulated gate bipolar transistor
(IGBT) for this thesis study. The technical details about the switches and their heat-
sink were described.
After obtaining the PWM signals from the DSP device, the driver and its addi-
tional circuit board were needed to make the switches worked properly. The chosen
driver and its basic-board were expressed explicitly.
The voltage sources and batteries which needed to give the main power to the
converters were given in this chapter as well.
Electrolytic capacitors and load components were presented with their technical
parameters.
The experimetal setup was shown and experimental results were obtained for the
conventional three- and proposed four-level ying-capacitor converter topologies.
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5. CONCLUSIONS AND FUTURE WORKS
5.1 Conclusions
In this thesis study, state-of-the-art multilevel converter topologies and their mod-
ulation strategies, the implementation of a conventional ying-capacitor converter
topology up to four-level, and a novel converter topology which was named four-level
ying-capacitor H-Bridge converter were proposed. Also, a comparison between the
proposed and the conventional four-level ying-capacitor converter topology was per-
formed. The main advantages of the proposed converter are as the following: (1)
the same blocking voltage for the all switches employed in the conguration, (2) no
capacitor midpoint connection is needed, (3) reduced number of passive elements as
compared to the conventional solution, (4) reduced total DC source value by compar-
ison with the conventional topology.
The level-shift modulation strategy, which was used as the control method of the
proposed topology, applied to the conventional ying-capacitor topology.
To make comparisons between the proposed H-Bridge conguration, the simula-
tion results were attained for three- and four-level conventional topology.
The proposed topology and its modulation technique were presented and modeled.
The simulation results were obtained for both single- and three-phase versions of it.
The simulation results showed that the proposed topology has the same blocking
voltages for the all switches in comparison with the a novel ying-capacitor half-bridge
ve-level converter topology, which is presented in [91].
In the conventional solution of the ying-capacitor converter topology, the load is
connected between the points of the switches' leg and the DC-Link capacitors. This
type of connection causes the undesired low frequency current which circulates in the
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DC-Link capacitors. In the proposed conguration, the load needs to be attached
between the points of the legs of the switches, so that low frequency current was
eliminated.
Voltage balancing of the ying capacitors for this kind of topology is an important
issue. The number of the ying capacitors was reduced one degree with this topol-
ogy as compared to the conventional solution. Even without voltage balancing, the
proposed converter topology gave promising results.
To obtain the output voltages with the same value, the total value of 1:33Vdc DC
source was used in the proposed converter topology, while the total value of 2Vdc DC
source is needed in the conventional topology. This result may be useful for some
DC/AC converter applications of hybrid electric vehicles.
Finally, the simulation results and the theoretical expectations of the proposed
converter topology were validated by performing the experiment.
5.2 Future Works
This research needs to be studied on future works as follows:
 The voltage balancing problem of the ying capacitors. Although the simulation
and experimental results are not adverse in terms of the eect of the ying
capacitors' charging and discharging cycles, this still needs to be worked on and
developed. There are two methods for performing this balancing issue: natural
or a control-based balancing.
 Calculation of the losses for the conventional and proposed topologies, and
making a comparison between them.
 Validating the simulation results of the three-phase version of the proposed
conguration by collecting the experimental results.
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